New revision of AMD 762 (MPX Northbridge)

À±´ë¿Á   
   Á¶È¸ 4876   Ãßõ 138    

From 2cpu.com

AMD has released a new revision guide (260KB .pdf) for the 762 controller (MPX Northbridge). The C0 revision of the Northbridge fixes this problem:

Lengthy sequences of memory mapped I/O cycles from a processor to either PCI or AGP that occur during periods of high bus traffic resulting in high bus latency may cause a subsequent sequence of memory mapped I/O operations to the PCI and/or AGP buses that are strongly ordered with respect to the two processors to be performed in a different order. ... This failure can only occur in systems with both processors installed and running and has only been identified by AMD in conjunction with diagnostics.
No idea when this revision will hit the market but it\'s an interesting sign that development and support of the MPX chipset is not dead even though Opteron and Athlon 64 are almost on us.
ªÀº±Û Àϼö·Ï ½ÅÁßÇÏ°Ô.


Á¦¸ñPage 275/282
2015-12   1512716   ¹é¸Þ°¡
2014-05   4976592   Á¤ÀºÁØ1
2023-07   21420   °Ü¿ï³ª¹«
2013-02   21440   ½ÅÇöÁØ
2019-02   21522   ½ºÄµl¹ÎÇö±â
2023-03   21523   ³Üƪ
2022-11   21529   netis
2009-09   21680   TSHA
2017-12   21714   kim5738
2023-05   21730   µö·¯µö·¯´×
2014-12   21755   Ǫ¸¥´Þ
2023-07   21782   ÀÌ°ú°¡µÇ°í¡¦
2019-04   21791   Carolus
2014-09   21964   Skyhard
2023-03   21974   ¸®³ª
2015-01   22048   jrduke
2015-03   22054   ¹Ú°Ç
2014-11   22137   õ¿Üõoo³ë¡¦
2013-06   22202   ¹èÇöö
2015-03   22223   ¹éµÎ¼º
2013-05   22274   ȲÁø¿ì
2013-05   22302   ½ÂÈĴϵµÄì