hp 마이크로서버gen8에 아래 cpu 장착해서 사용중에 있습니다.
CPU Intel(R) Xeon(R) CPU E3-1225 V2 @ 3.20GHz
사용하고 있습니다.
proxmox 7 설치를 하니
CPU(s) 1 x Intel(R) Xeon(R) CPU E3-1225 V2 @ 3.20GHz (1 Socket)
이렇게 나옵니다.
질문은
vm 만드는데 소켓과 코어수가 1개 이상 지정을 하면 부팅이 되지 않습니다.
왜 이게 1개만 설정을 해야 가능할까요?
원래 4개씩인데 왜 저렇게 표기가 될까요?
감사합니다.
Áú¹®À» À߸øÇÑ°Í °°½À´Ï´Ù. ¤Ð
ÄÚ¾î¼ö 4°³±îÁö °¡´ÉÇÏ´Ù°í µÇ¾î Àִµ¥ 1°³ ÀÌ»óÀ» ¼³Á¤ÇÏ¸é ºÎÆÃÀÌ µÇÁö ¾Ê½À´Ï´Ù.
permitted by applicable law.
Last login: Wed Apr 6 08:50:18 KST 2022 on pts/0
root@pve:~# cat /proc/cpuinfo
processor : 0
vendor_id : GenuineIntel
cpu family : 6
model : 58
model name : Intel(R) Xeon(R) CPU E3-1225 V2 @ 3.20GHz
stepping : 9
microcode : 0x21
cpu MHz : 3392.662
cache size : 8192 KB
physical id : 0
siblings : 1
core id : 0
cpu cores : 1
apicid : 0
initial apicid : 0
fpu : yes
fpu_exception : yes
cpuid level : 13
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm pcid sse4_1 sse4_2 x2apic popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm cpuid_fault pti ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid fsgsbase smep erms xsaveopt dtherm ida arat pln pts md_clear flush_l1d
vmx flags : vnmi preemption_timer invvpid ept_x_only flexpriority tsc_offset vtpr mtf vapic ept vpid unrestricted_guest
bugs : cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit srbds
bogomips : 6386.20
clflush size : 64
cache_alignment : 64
address sizes : 36 bits physical, 48 bits virtual
power management:
ÀÌ·¸°Ô ³ª¿É´Ï´Ù.
hp ¸¶ÀÌÅ©·Î¼¹ö gen8 ¼ÂÆùæ¹ýÀÌ ³Ñ ¾î·Æ°Ô µÇ¾î ÀÖ´Â°Í °°¾Æ¼ ÀÌ°Ô ¼³Á¤ÀÌ ¸Â´ÂÁö Àß ÀÌÇØ°¡ ¾È°¡´õ¶ó°í¿ä.
Àß ±â¾ïÀº ¾È³ªÁö¸¸ CMOS ¿¡¼ CPU Core È°¼ºÈ °³¼ö°¡ ¾Æ´Ï¶ó ºñÈ°¼ºÈ °³¼ö¿´´ø°Å °°½À´Ï´Ù.
¼³Á¤¿¡¼ ³»¿ëÀ» º¸¸é
Please enter the number of cores to be ENABLED per processer socket.
Valid values are 1 to 4 wher 1 indicates that one core will be ENABLED per processor socket.
A value of 0 is invalid as the minimum number of enabled cores per processor socket is 1. Press any key to allow entering the number of ENABLED cores.
ÀÌ·¸°Ô »¡°»öÀ¸·Î ³ª¿À´Âµ¥ 1 ¼±Åýà 1°³°¡ ¼±ÅÃÀÌ µÈ´Ù°í ³ª¿À´Âµ¥ ¾Æ´Ñ°¡¿ä?
¾Æ´Ô ¾Æ¿¡ CMOS ÃʱâÈ Çغ¸´Â°Íµµ ¹æ¹ýÀÏ°Å °°½À´Ï´Ù.
½Ã½ºÅÛ ÃʱâÈ ÇÏ´Ï vm ÄÚ¾î µÎ°³ÇÏ´Ï ºÎÆÃÀÌ µË´Ï´Ù.
±×·±µ¥ ºÎÆÃÁß¿¡ F10 ÇÁ·ÎºñÀú´× ÁøÀÔÀ» ÇÏÁö ¾Ê³×¿ä.
https://www.2cpu.co.kr/QnA/735516?&stx=hp&page=2
Áú¹®À» ¿Ã·È´Âµ¥ ¿µ¹®À̶ó Çؼ®ÀÌ Àß ¾ÈµÇ³×¿ä.
ÀÌ·¸°Ô Àß ³ª¿É´Ï´Ù.
¿ª½Ã ÄÄÀº ÃʱâȺÎÅÍ ¤¾¤¾